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Modeling of GaN HEMTs With Open Source Qucs-S Circuit Simulation
and Compact Device Modelling Technology: Presentation Content
Qucs-0.0.19-S-RC6 Simulation and Compact Device Modelling Tools
Introduction to the Qucs GPL Verilog-A Module Synthesizer
Qucs modelling of the ”Efficient Power Corporation (EPC)” GaN
EPC2001 Power Transistor
Qucs Verilog-A Modeling of the ”MIT Virtual Source GaN-RF HEMT
Compact Device Model 1.0.0”: Problems Simulating with ADMS;
Workarounds and Typical Simulation Data
Qucs-0.0.19-S-RC6 XSPICE Code Modeling package
Qucs-0.0.19-S-RC6/Ngspice/Xyce Circuit Analysis and Compact Device
Parameter Extraction from Manufacturers Data or Measurements
Controlled by Octave Script Files
Summary
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Qucs-0.0.19-S-RC6 Simulation and Compact Device Modelling Tools
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part I
Qucs-0.0.19-S-RC6 includes the Qucs GPL Verilog-A synthesis tool for
compact device modelling.
The Qucs-0.0.19-S-RC6 Verilog-A synthesizer is a fully working version of
this new open source ECAD tool.
It is for test purposes: bugs are likely but it is now more stable than the
initial release.
Verilog-A device models and circuit macromodels can be synthesized from
the following Qucs/SPICE built in components:
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part II
Structure:
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part III
Data flow through the Qucs GPL compact device modelling tool set.
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part IV
Synthesis of a SPICE like compact semiconductor diode model: EDD static Id
and dynamic capacitance model −−−−− > synthesized Verilog-A module
code.
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part V
Synthesis of a SPICE like semiconductor diode model: simulated static and
dynamic characteristics.
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part VI
Verilog-A synthesis of a SPICE like semiconductor diode model: temperature
effects
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part VII
Verilog-A synthesis of a SPICE like semiconductor diode model: simulated
Id − Vd temperature effects.
  
               Simulation data for
Qucs EDD model and built-in diode model
              Simulation data for
Verilog-A model and built-in diode model10 / 40
Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part VIII
Verilog-A synthesis of semiconductor device shot and flicker noise: EDD
models and Verilog-A module code.
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part IX
Verilog-A synthesis of semiconductor device shot and flicker noise: small signal
AC domain simulation data.
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part X
Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS
Ids = f (Vd ,Vg ,Vs ,Vb) model for a transistor operating in long channel mode.
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Introduction to the Qucs GPL Verilog-A Module Synthesizer: Part XI
Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS
Ids = f (Vd ,Vg ,Vs ,Vb) swept DC simulation data.
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Qucs modelling of the ”Efficient Power Corporation (EPC)” GaN EPC2001
Power Transistor: Part I EDD Subcircuit Compact Device Model
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Qucs Modeling of the ”Efficient Power Corporation (EPC)” GaN EPC2001
Power Transistor: Part II DC Test Bench and Typical Simulation Curves
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Qucs Modeling of the ”Efficient Power Corporation (EPC)” GaN EPC2001
Power Transistor: Part III Synthesis of Verilog-A code for a EPC2001 Qucs
EDD subcircuit
17 / 40
Qucs Modeling of the ”Efficient Power Corporation (EPC)” GaN EPC2001
Power Transistor: Part IV AC Gate Matching Network Test Bench and
Typical Simulation Results
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Qucs Modelling of the ”Efficient Power Corporation (EPC)” GaN EPC2001
Power Transistor: Part V Switching Response Test Bench and Typical
Simulation Results
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Qucs Verilog-A Modeling of the ”MIT Virtual Source GaN-RF HEMT
Compact Device Model 1.0.0”: Problems Simulating with ADMS;
Workarounds and Typical Simulation Data - Part I Introduction
The Analogue Device Model Synthesizer (ADMS) version 2.3.5 is used by
Qucs, Ngspice, Xyce and Gnucap GPL circuit simulators for Verilog-A
compact semiconductor device modeling.
ADMS is based on a subset of Verilog-A HDL selected for compact device
modeling.
Although the Verilog-A HDL is standardised there is no guarantee that
individual simulator implementations allow the same dialect of Verilog-A
for modeling purposes, for example Qucs Verilog-A models can include
component noise while Ngspice does not implement thermal, shot or
flicker noise.
Normally emerging technology Verilog-A compact models have to be
modified, often by hand, to compile without error: specific areas which
can cause problems are
Internal node collapsing,
Voltage limiting,
Setting initial conditions,
Model equations that include complex combinations of analogue functions,
Thermal effects due to power dissipation.
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Qucs Verilog-A Modeling of the ”MIT Virtual Source GaN-RF HEMT
Compact Device Model 1.0.0”: Problems Simulating with ADMS;
Workarounds and Typical Simulation Data - Part II Model Parameter
Statement Error Work-Arounds
ADMS parameter statements DO NOT ALLOW reference to previously
defined model parameters.
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Qucs Verilog-A Modeling of the ”MIT Virtual Source GaN-RF HEMT
Compact Device Model 1.0.0”: Problems Simulating with ADMS;
Workarounds and Typical Simulation Data - Part III Removing
V (n) < +statements
ADMS DOES NOT ALLOW voltage contributions of the form
V (n) < +I (n) ∗ R, where R is a resistance in Ω,
OR statements of the form V (n) < +0.0,
Resistors, for example 0.001Ω, are used to short nodes (node collapsing),
with I (n) < +V (N)/0.001.
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Qucs Verilog-A Modeling of the ”MIT Virtual Source GaN-RF HEMT
compact model 1.0.0”: Problems Simulating with ADMS; Workarounds and
Typical Simulation Data - Part IV DC Characteristics
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Qucs Verilog-A Modeling of the ”MIT Virtual Source GaN-RF HEMT
compact model 1.0.0”: Problems Simulating with ADMS; Workarounds and
Typical Simulation Data - Part V Simulating Thermal self-Heating Effects
Induced by Internal Power Dissipation
The ADMS dialect of Verilog-A does not implement the pwr(dt)
statement,
Device self-heating is often modelled with a parallel RC network where the
volt drop across the RC combination represents the change in device
temperature due to internal power dissipation,
Tth = Rth · Pd + Temp(Pd = 0), where Tth is the device temperature at
power dissipation Pd (W).
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Qucs Verilog-A Modeling of the ”MIT Virtual Source GaN-RF HEMT
compact model 1.0.0”: Problems Simulating with ADMS; Workarounds and
Typical Simulation Data - Part VI Variation of Thermal Resistance Rth and
its Effect on DC Characteristics
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Qucs-0.0.19-S-RC6 Modeling Tool Additions and New Features Currently
Under Development: Moving Forward to the Next Generation of Qucs-S
Circuit Simulation and compact Device Modeling Capabilities
Qucs-0.0.19-S-RC6 includes for the first time a ”turn-key” XSPICE Code
Modelling package for use with the Ngspice and SPICE OPUS circuit
simulators,
Qucs-0.0.19-S-RC6 is being extended to include a new Qucs/Octave
integrated tool set for compact device model and circuit macromodel
parameter extraction with data fitting and optimization using measured, or
manufacturer’s published device data, and simulated circuit data - this
new feature is experimental, but should become more stable during the
summer 2016 development period.
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling package: Part I XSPICE Code
Model Subcircuits
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling Package: Part II XSPICE
CodeModel Support Subsystem
The ”XSPICE generic device”
component is the foundation for
Precompiled XSPICE device
(*.cm) library support, and
Dynamic XSPICE Code Models
compilation system which allows
Code Model sources to be
attached to a schematic and
compiled automatically at
simulation time.
Precompiled Code Model *.cm library
attachment data flow diagram
.MODEL
XSPICE Generic 
device
spice_netlist()
Schematic
Component
spice_netlist()
.spinit fileSPICE Netlist
Ngspice simulator
Qucs GUI
Data
visualization
Precompiled 
CodeModel library
28 / 40
Qucs-0.0.19-S-RC6 XSPICE Code Modeling package: Part III ”XSPICE
Generic Device” Component
The ”XSPICE generic device” component is a building block for the
construction of user-defined A-devices. It is defined by a comma separated
port list, with allowed XSPICE port designators, then attached to a SPICE
.MODEL statement
XSPICE
v0 v1
A1
PortList=v,v
Model=Amp1
.MODEL
SpiceModel1
Line_1 =.MODEL Amp1 ggain(gain=10 out_offset=0.01)
XSPICE CodeModel
XSP_CMod1
File=/home/vvk/projects/xspice_icm/cfunc.mod
File=/home/vvk/projects/xspice_icm/ifspec.ifs
                                                 
void cm_ggain(ARGS)   
{
    Mif_Complex_t ac_gain;
    if(ANALYSIS != MIF_AC) {
        OUTPUT(out) = PARAM(out_offset)+PARAM(gain)* 
                       (INPUT(in)+PARAM(in_offset));
        PARTIAL(out,in) = PARAM(gain);
    } else {
        ac_gain.real = PARAM(gain);
        ac_gain.imag= 0.0;
        AC_GAIN(out,in) = ac_gain;
    }
}
Source code: cfunc.mod file
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling Package: Part IV XSPICE
”Turn-Key” Model Generation; Compiler System Dataflow Diagram
cfunc.mod
ifspec.ifs XSPICE CodeModel
.MODEL
XSPICE Generic 
device
spice_netlist()
Schematic
Extract CodeModels
*.mod and *.ifs
Make rules
file *.mk
CodeModels 
library 
source tree
$WORKDIR/qucs_cmlib/
├── Makefile
├── XSP_CMod1
│   ├── cfunc.mod
│   └── ifspec.ifs
├── XSP_CMod2
│   ├── cfunc.mod
│   └── ifspec.ifs
├── dlmain.c
├── modpath.lst
└── udnpath.lst
Component
spice_netlist()
.spinit file
qucs_xspice.cm
Compilation
SPICE Netlist
Ngspice simulator
Qucs GUI
Data visualization
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling Package: Part V XSPICE
Diode Model - (a) The Qucs-S subcircuit Symbol and Model Circuit
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling Package: Part V XSPICE
Diode Model - (b) The XSPICE Diode/func.mod Code
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling package: Part VI XSPICE
diode model - (c) The XSPICE Non-Linear Diode Capacitance
dnlcap/func.mod Code
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling Package: Part VII XSPICE
Diode Model - (d) The Diode Small Signal AC performance; Y parameter,
Rd and Cd Extraction
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Qucs-0.0.19-S-RC6 XSPICE Code Modeling Package: Part V XSPICE
Diode Model - (e) The Diode Id/Vd Temperature Variation
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Qucs-0.0.19-S-RC6/Ngspice/Xyce Circuit Analysis and Compact Device
Parameter Extraction from Maufacturer’s Data or Measurements Controlled
by Octave Script Files: Part I Structure Diagram
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Qucs-0.0.19-S-RC6/Ngspice/Xyce Circuit Analysis and Compact Device
Parameter Extraction from Maufacturer’s Data or Measurements Controlled
by Octave Script Files: Part II Octave Package
The main purposes of Octave integration are:
Parameter substitution in Qucs and SPICE netlists,
Simulation process control from Octave,
Simulator output dataset (SPICE3f5-raw and Qucs XML) loading into
Octave matrix structures,
Compact model parameter extraction from simulation and manufacturer’s,
or measured, data using curve fitting and optimization with the ASCO
package.
Example Octave package functions:
subs−spice−netlist(FILE ,PARAM,VALUE),
subs−qucs−netlist(FILE ,PARAM,VALUE),
subs−spice−model−netlist(FILE ,MODEL,PARAM,VALUE),
DATA = read−spiceraw(FILE).
Where FILE – represents SPICE or Qucs netlist files
PARAM – represents a SPICE or Qucs variable or .MODEL parameter name
VALUE – represents a parameter value to replace its original quantity
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Qucs-0.0.19-S-RC6/Ngspice/Xyce Circuit Analysis and Compact Device
Parameter Extraction from Maufacturer’s Data or Measurements Controlled
by Octave Script Files: Part III Simple Ngspice example
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Qucs-0.0.19-S-RC6/Ngspice/Xyce Circuit Analysis and Compact Device
Parameter Extraction from Maufacturer’s Data or Measurements Controlled
by Octave Script Files: Part IV Simple Qucs example
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Modeling of GaN HEMTs With Open Source Qucs-S Circuit Simulation
and Compact Device Modelling Technology: Summary
This presentation has attempted to show that open source compact
modelling technology offers engineers and scientists viable tools for
investigating the properties of emerging technology devices at a cost which
is acceptable to all,
Verilog-A models for GaN RF and power devices have been introduced and
the problems involved in evaluating their performance demonstrated with a
series of circuit simulation test benches,
A short outline to the current state of Qucs-S development provided those
attending the IEE EDS mini-Colloquium with a brief look at possible
future directions in GPL circuit simulation and compact device modelling.
Linux and Windows versions of Qucs-0.0.19-S-RC6 can be downloaded
from: https://github.com/ra3xdh/qucs/releases/tag/0.0.19S-rc6
Documentation is available here:
https://qucs-help.readthedocs.org/en/spice4qucs/
Octave packages from https://github.com/ra3xdh/octave−circuittools/
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